Design and simulation of a Torus topology for network on chip

Aiming at the applications of NOC(network on chip)technology in rising scale and complexity on chip systems,a Torus structure and corresponding route algorithm for NOC is proposed.This Torus structure improves traditional Torus topology and redefines the denotations of the routers.Through redefining the router denotations and changing the origihal router locations,the Torns structure for NOC application is reconstructed.On the basis of this structure.a dead-lock and live-lock free route algorithm is designed according to dimension increase.System C is used to implement this structure and the route algorithm is simulated.In the four different traffic patterns.average,hotspot 13%,hotspot 67% and transpose,the average delay and normalization throughput of this Torus structure are evaluated.Then,the performance of delay and throughput between this Torns and Mesh structure is compared.The results indicate that this Torns structure is more suitable for NOC applications.